View file File name : verilog.slc Content :.#�! 1 ' VERILOG�" $1��! 3 " $1� 3 create_syntax_table��! 4 " // " 37 " $1� - define_syntax��! 5 # ([{ # )]}" 40 " $1� - define_syntax��! 6" 34" 34 " $1� - define_syntax��! 8" 36" 92 " $1� - define_syntax��! 9" 96" 92 " $1� - define_syntax��" 10 * 0-9a-zA-Z_# 119 " $1� - define_syntax��" 11 / -+0-9a-FA-F.xXL" 48 " $1� - define_syntax��" 12 ( ,;.?:=<>" 44 " $1� - define_syntax��" 13" 35" 35 " $1� - define_syntax��" 14 , %-+/&*<>|!~^" 43 " $1� - define_syntax��" 15 " $1! 8� 0 set_syntax_fla gs��" 18 " $1 4 IFINISOFTOifinisofto! 2� / define_keywordsP��" 19 " $1 M ANDENDFORMAXMINOUTUSEandendformaxminoutreguse! 3� / define_keywordsP��" 20 " $1 ` CASEELSELOOPPORTTASKTHENWAITWIREcaseelseloopporttaskthenwaitwire! 4� / define_keywordsP��" 21 " $ 1 W BEGINEVENTINOUTINPUTINOUTWHILEbegineventinoutinputwhile! 5� / define_keywordsP��" 22 " $1 � ASSIGNBUFFERDOWNTOENTITYMODULEREPEATRETURNSIGNALASSIGNalwaysassignbufferdowntoentitymoduleoutputrepeatreturnsignal! 6� / define_keywordsP��" 23 " $1 � DEFAUL TENDCASEENDTASKFOREVERINITIALINTEGERNEGEDGEPOSEDGESPECIFYdefaultendcaseendtaskforeverinitialintegernegedgeposedgespecify! 7� / define_keywordsP��" 24 " $1 @ CONSTANTFUNCTIONconstantfunction! 8� / define_keywordsP��" 25 " $1 V ENDMODULEPARAMETERSPECPARAM endmoduleparameterspecparam! 9� / define_keywordsP��" 26 " $1 4 ENDSPECIFYendspecify" 10� / define_keywordsP,*�" 30 $ kmap+ ' VERILOG�$ kmap��" 32 $ kmap" 40� ( set_mode��" 33 $ kmap� 0 use_syntax_table��" 34 1 verilog_mode_hook� . run_mode_hooks�" 28 y, verilog_mode